A 2-bit Adaptive Delta Modulation System with Improved Performance by unknown
Hindawi Publishing Corporation
EURASIP Journal on Advances in Signal Processing
Volume 2007, Article ID 16286, 5 pages
doi:10.1155/2007/16286
Research Article
A 2-bit Adaptive Delta Modulation System with
Improved Performance
E. A. Prosalentis and G. S. Tombras
Laboratory of Electronics, Department of Physics, University of Athens, Panepistimiopolis, Athens 157 84, Greece
Received 10 May 2006; Revised 24 August 2006; Accepted 26 August 2006
Recommended by Douglas O’shaughnessy
A 2-bit adaptive delta modulation system with improved performance is proposed in this paper. Its main characteristic is a new
adaptation algorithm that incorporates both memory and look-ahead instantaneous step-size estimation and leads the modulator
into generating a 2-bit output codeword. As shown by computer simulation results, the proposed system oﬀers reduced overshoot
and fast response to signal variations in comparison to other similar systems.
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1. INTRODUCTION
Adaptive delta modulation (ADM) is a common alterna-
tive to fixed step-size delta modulation (DM) oﬀering in-
creased dynamic range and reduced slope-overload noise at
the expense of some added complexity. This is achieved by
varying the step size of the basic 1-bit quantizer accord-
ing to a decided rule with respect to input signal variations.
Among the many adaptive schemes that have been described
in the past, the widely known ADM with 1-bit memory or
first-order constant factor delta modulation (CFDM), [1, 2],
was the first system to introduce a “memory” function for
step-size estimation at each sampling instant. Since then,
various modifications and extensions of that basic instan-
taneously adaptive scheme have been proposed in the lit-
erature including 2- or 3-bit ADM and 2-digit ADM [2–
8]. These multidigit systems provide for a variable rate in
step changes between adjacent sampling instants incorporat-
ing various forms of “memory” and/or “look-ahead” step-
size estimation, that is, feedback and/or feedforward adap-
tation, respectively, and oﬀer enhanced overall performance
in normalized comparison to single-bit adaptive DM [6–8].
Moreover, although they produce multidigit output code-
words, they are considered to maintain the basic property
of DM in that the quantized output signal value at each
sampling instance is obtained from the predicted signal
sample by adding or subtracting the corresponding step-
size.
In this paper, we consider the adaptation algorithms of
two multidigit ADM schemes, the 2-digit adaptive system by
Tombras [7] and Tombras and Karybakas [8] and the 2-bit
adaptive system by Aldajani and Sayed [9, 10]. Both systems,
briefly described in Section 2, oﬀer an exponentially variable
rate in step-size changes and the corresponding quantizers
generate output codewords with information about both the
sign and the relativemagnitude of the step-size to the receiver
decoder. Following this approach, in Section 3, we describe a
modified adaptation algorithm of the 2-digit adaptive sys-
tem which leads to a new 2-bit ADM system. In Section 4,
simulation results show that the proposed new system of-
fers improved tracking capability to input signal variations,
high signal-to-noise ratio (SNR) values, and wide dynamic
range when compared to the considered systems under nor-
malized operation conditions. Concluding remarks are given
in Section 5.
2. BRIEF DESCRIPTION OF THE CONSIDERED 2-DIGIT
AND 2-BIT ADM SYSTEMS
The block diagram of a typical delta modulator is shown in
Figure 1. Its operation is based on 1-bit quantization at each
sampling instant of the error signal e(n) that results from the
input sample x(n) after subtracting its predicted value y(n),
that is, e(n) = x(n)− y(n). The generated output signal L(n)
takes the values +1 or−1 and consists of binary pulses which
are fed into an integrator in the feedback loop resulting in a











Figure 1: Block diagram of a typical delta modulator.
fixed step-size Δ increase or decrease of its previous output




] = sgn [x(n)− y(n)] = L(n), (1a)
y(n) = y(n− 1) + L(n)Δ. (1b)
In ADM systems, the step size of the employed quantizer is
varying according to a decided rule with respect to input sig-
nal. The general form of common instantaneous step-size
adaptation algorithms in ADM systems can be written as
Δ(n) =M(n)Δ(n− 1), (2)
where Δ(n) is the step-size magnitude at time n with values
within a region [Δmin,Δmax] and M(n) is the corresponding
step-size multiplier defined according to a specific rule. For
example, in CFDM [1], M(n) depends on the present and
previous output bits L(n) and L(n − 1) revealing a “mem-
ory” characteristic in step-size estimation at each sampling
instant, while in multibit ADM, M(n) can be a function of
present and previous output codewords Lw(n) and Lw(n−1),
being the “memory” characteristic, [3, 4], as well as a func-
tion of the magnitude of the error signal e(n), that is, the
diﬀerence between the input sample x(n) and its predicted
value y(n), with respect to a specified threshold, [4, 5], be-
ing the “look-ahead” characteristic in step-size estimation,
respectively.
The 2-digit ADM system, [7, 8], follows the general rule
expressed by (2) where M(n) depends on both the sign of
e(n) and e(n−1) (equivalently the present and previous out-










































] = sgn [e(n− 1)], (4)
where α > 1.
It is clear that at each sampling instance n the step multi-
plier M(n) takes one of six in total values and, therefore, the
produced output codeword W(n) consists of a binary digit
L1(n) taking values 1 or −1 and a ternary digit L2(n) taking
values 1, 0, or −1. By considering that L1(n) describes the
sign of e(n) according to (1a), and L2(n) describes the re-
lation between M(n) and N(n), the adaptation rule for the
2-digit ADM can be written in a compact form as
Δ(n) = αL1(n)L1(n−1)βL2(n)Δ(n− 1) (5)
withΔmin ≤ Δ(n) ≤ Δmax and L1(n) = (1 or −1) and L2(n) =
(1, 0, or −1) for every n. Following the above, the quantized
sample y(n), that is, the predicted value for the input sample
x(n), at each sampling instant will therefore be given by





] = sgn [x(n)− y(n)] (6b)
and this value is to be recovered at the receiver output prior
filtering.
The 2-bit ADM system described by Aldajani, [9, 10],
generates output codewords consisting of two binary digits
which carry information about the sign of the error signal
e(n) = x(n) − y(n) as well as its absolute value, so that the











Δ(n− 1) otherwise, (7a)






Denoting the two output binary digits as L1(n) and L2(n)
with values 1 or −1, the step adaptation rule of the 2-bit
ADM system, following the general form given by (1), can
then be expressed as
Δ(n) = αL2(n)Δ(n− 1) (8)
so that again
y(n) = y(n− 1) + L1(n)Δ(n). (9)
3. THE PROPOSED NEW 2-BIT
ADAPTATION ALGORITHM
Based on the adaptation algorithm of the 2-digit ADM sys-
tem presented above, we now propose a modification that
eliminates the need of a ternary digit in the generated output
codeword at the expense of a slightly inferior SNR perfor-
mance. However, the resulting new 2-bit ADM maintains its
“memory” and “look-ahead” characteristics in step-size esti-
mation as well as its ability to oﬀer high SNR values, reduced
overshoot, and fast response to input signal variations.
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Following (2), (3), and (4), the new algorithm is based on





















with β > 1.
According to this equation, at each sampling instant,
the absolute value of the error signal e(n) is compared to a
threshold being in the middle of the distance between the
two possible step-size values, that is, N(n)Δ(n − 1)β and
N(n)Δ(n−1)/β. Hence, similarly to the 2-digit ADM system,
the relation betweenM(n) and N(n) needs to be represented
at the encoder output by a second digit which, here, takes
only two values and, thus, it can be a binary digit L2(n) with
values 1 (e.g., amplitude +V) or −1 (amplitude −V).
However, considering the 2-digit ADM system and its
ternary second output digit or, equivalently, the three possi-
ble values forM(n) given by (3), the omitted third condition,
described by (10), is partly covered by introducing an addi-
tional memory function with respect to the second output
bit’s present and previous values, that is, L2(n) and L2(n−1).





γ if L2(n) = L2(n− 1) = −1,
1 otherwise,
(11)
where γ > 1.
Considering (10) and (4), the step-size adaptation rule of
the new 2-bit ADM system is now written in the form
Δ(n) = αL1(n)L1(n−1)βL2(n)γ(n)Δ(n− 1), (12)
where γ(n) is specified by (11), and, again,
y(n) = y(n− 1) + L1(n)Δ(n). (13)
Following the above, the generated 2-bit output code-
word conveys information about the sign and one out of
six possible values for the new step-size multiplier M′(n) =
M(n)γ(n) = Δ(n)/Δ(n − 1) to the appropriate demodula-
tor. These values of M′(n) are shown in Table 1 with respect
to the corresponding combinations of present and previous
output codewords of the proposed 2-bit ADM system. In ad-
dition, the values for constants α, β, and γ that appear in (11)
and (12) are chosen as follows:
(i) α is set equal to the constant step-size multiplier—
the ratio of the modified step-size to the previous step
size—of CFDM [1, 2], widely known as P, since the
first-bit memory function described by (3) is identical
to its adaptation algorithm (1 < α ≤ 2),
(ii) β must be greater than α2, where the exponent 2 re-
flects the bit-rate relationship between the presented
system and CFDM (or LDM). Thus, if α is defined in
the region [1.1, 1.5], a reasonable choice for β will be
1.2 < β ≤ 2.5,
Table 1
L1(n− 1) L2(n− 1) L1(n) L2(n) M′(n)
1 1 1 1 αβ
1 1 1 −1 α/β
1 1 −1 1 β/α
1 1 −1 −1 1/αβ
1 −1 1 1 αβ
1 −1 1 −1 αγ/β
1 −1 −1 1 β/α
1 −1 −1 −1 γ/αβ
−1 1 1 1 β/α
−1 1 1 −1 1/αβ
−1 1 −1 1 αβ
−1 1 −1 −1 α/β
−1 −1 1 1 β/α
−1 −1 1 −1 γ/αβ
−1 −1 −1 1 αβ





























Figure 2: Block diagram of the proposed 2-bit ADM scheme.
(iii) γ < β, so that the step-size multipliers αγ/β and γ/αβ
(shown in Table 1) are smaller than α and 1/α, respec-
tively. This condition ensures the convergence of the
modulator.
The block diagram of the proposed 2-bit ADM system is
shown in Figure 2. It consists of a basic DM scheme that gen-
erates output bit L1(n) and a step-sizeΔ(n) estimation circuit
including the error comparator according to (10) which pro-
duces output bit L2(n), and twomemory adaptationmodules
in order to specify γ(n) and Δ(n) according to (11) and (12),
respectively. Figure 3 shows the input-output characteristic
of the error comparator which generates L2(n).








(1/2)(β + 1/β)N(n)Δ(n  1)
Figure 3: Input-output characteristic of the error comparator gen-



































Figure 4: Bipolar returned-to-zero pulse response of the four sys-
tems for the same output baud.
4. SIMULATION RESULTS
In this section, we present computer simulation results for
comparing the performance of the proposed 2-bit ADM sys-
tem to that of CFDM, 2-bit ADM, and 2-digit ADM.
At first, we use a bipolar return-to-zero rectangular in-
put pulse in order to compare the four systems in terms of
their pulse response and overshoot characteristics. All sys-
tems are considered to generate exactly the same baud at their
output, meaning that the sampling rate of the 2-bit ADM
and the proposed system operate at half the sampling rate
fs of CFDM, while the 2-digit ADM at 2.6 times lower rate
than fs [7, 8]. In addition, all systems assume the same ini-




















Proposed α = 1.1 β = 1.9 γ = 1.5
Proposed α = 1.1 β = 1.8 γ = 1.2
Figure 5: SNR values for diﬀerent amplitudes of a speech input
signal for the same output bit rate (dynamic range of step size:
±20dB).
stantially faster response of the proposed 2-bit ADM system
in comparison to the two other multidigit schemes, and re-
duced overshoot with faster settling time in comparison to
CFDM.
In a second comparison, we use an actual speech signal of
5 seconds duration sampled at 22050Hz. The same sampling
rate is used for CFDM, while for the 2-bit ADM and the pro-
posed system, the sampling rate is 22050/2Hz, and for the
2-digit ADM, 22050/2.6Hz. We then choose the initial step-
size for all the systems under comparison to be the value of
the optimum step-size of a linear DM system, that is, the step
size that maximizes SNR for the particular speech signal. In
addition, we define two ranges of step size variations, being
±20dB and ±30dB with respect to the chosen initial step
size. Finally, we use two sets of values for the parameters α,
β, and γ of the proposed system: [α = 1.1, β = 1.9, γ = 1.5]
and [α = 1.1, β = 1.8, γ = 1.2], while for CFDM, we choose
α = 1.1, for 2-bit ADM system α = 2, and for the 2-digit
system α = 1.1 and β = 2α. All these values are considered
optimum for speech signals [1, 7, 8, 10].
The comparison is carried out in terms of the achieved
SNR for diﬀerent amplitudes of the chosen input signal seg-
ment for the two dynamic ranges of step-size variation, as
mentioned above, and the obtained simulation results are
shown in Figures 5 and 6, respectively. In both figures, CFDM
oﬀers smooth operation with respect to the obtained SNR
values over a range of input amplitudes that corresponds to
the range of step-size variations. Compared to the other sys-
tems, this smooth operation is achieved at the expense of
inferior SNR values. The best SNR values are achieved by
the 2-digit ADM at the expense of a slightly limited input
dynamic range, while the 2-bit system and the proposed new
one oﬀer relative high SNR values maintaining an accept-
able high-input dynamic range. However, the proposed new
2-bit ADM system appears to retain high SNR values in a
smoother manner than that of the 2-bit system. Thus, this
reveals a smooth and stable operation over a wide range of
input signal amplitudes for both sets of values for α, β, and γ.




















Proposed α = 1.1 β = 1.9 γ = 1.5
Proposed α = 1.1 β = 1.8 γ = 1.2
Figure 6: SNR values for diﬀerent amplitudes of a speech input
signal for the same output bit rate (dynamic range of step size:
±30dB).
5. CONCLUSION
In this paper, we proposed a new 2-bit ADM system,
whose step-size adaptation algorithm is a result of modify-
ing the adaptation algorithm of a 2-digit ADM system as
described in Section 2. The employed quantizer generates
output codewords that consist of two bits. The first rep-
resents the sign of the diﬀerence between the input sam-
ple and its predicted—through the quantization process—
value and is used with respect to its previous value reveal-
ing a “memory” function in step-size estimation similar to
that of CFDM. The second bit is used with respect to its
previous value as well, in order to specify the one out of
six values for the step-size multiplier in a “look-ahead” ef-
fort to minimize the quantization error both locally and at
the corresponding demodulator. As computer simulation re-
sults have shown, the new system oﬀers fast response, re-
duced overshoot, and high SNR values for a wide range of
input signal amplitude variations, when compared to other
similar ADM schemes, at the expense of some unavoidable
added complexity. Furthermore, the described adaptation al-
gorithm can be used in order to enhance the dynamic range
of other analog-to-digital conversion schemes and oﬀer high
SNR performance and robustness in tracking highly varying
signals.
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